Ramona Bolboaca 0fea1007f0 iio: adc: add max11205 adc driver
Adding support for max11205 16-bit single-channel ultra-low power
delta-sigma adc.
The MAX11205 is compatible with the 2-wire interface and uses
SCLK and RDY/DOUT for serial communications. In this mode, all
controls are implemented by timing the high or low phase of the SCLK.
The 2-wire serial interface only allows for data to be read out through
the RDY/DOUT output.

Datasheet: https://datasheets.maximintegrated.com/en/ds/MAX11205.pdf
Signed-off-by: Ramona Bolboaca <ramona.bolboaca@analog.com>
Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com>
Link: https://lore.kernel.org/r/20220831133021.215625-2-ramona.bolboaca@analog.com
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
2022-09-05 18:08:34 +01:00
..
2022-08-11 13:26:09 -07:00
2022-08-06 16:38:17 -07:00
2022-08-14 09:28:54 -07:00
2022-08-04 12:12:54 -07:00
2022-08-04 12:12:54 -07:00
2022-08-06 17:05:21 -07:00
2022-08-04 19:30:35 -07:00
2022-08-04 19:30:35 -07:00
2022-08-03 19:52:08 -07:00
2022-08-06 16:38:17 -07:00
2022-08-04 18:34:05 -07:00
2022-08-11 19:12:15 -07:00
2022-08-04 18:19:14 -07:00
2022-08-05 10:07:23 -07:00
2022-09-05 18:08:34 +01:00
2022-08-06 10:56:45 -07:00
2022-08-07 17:52:35 -07:00
2022-08-04 19:41:09 -07:00
2022-08-06 10:25:16 -07:00
2022-08-04 19:41:09 -07:00
2022-08-05 14:13:45 -07:00
2022-08-12 09:50:34 -07:00
2022-08-12 09:50:34 -07:00
2022-08-13 13:37:36 -07:00
2022-08-04 12:12:54 -07:00
2022-08-03 17:49:38 +02:00
2022-08-04 19:30:35 -07:00
2022-08-12 09:50:34 -07:00
2022-08-04 12:12:54 -07:00
2022-08-04 12:12:54 -07:00
2022-08-12 09:50:34 -07:00
2022-08-05 10:02:33 -07:00
2022-08-09 00:56:41 +02:00
2022-08-13 13:41:48 -07:00
2022-08-13 13:41:48 -07:00
2022-08-06 10:19:51 -07:00
2022-08-06 16:38:17 -07:00
2022-08-13 13:41:48 -07:00
2022-08-13 13:41:48 -07:00
2022-08-08 14:33:41 -06:00
2022-08-12 09:50:34 -07:00
2022-08-12 09:50:34 -07:00
2022-08-08 15:04:04 -07:00
2022-08-14 09:28:54 -07:00
2022-08-04 12:01:42 -07:00