Konrad Rzeszutek Wilk 1115a859f3 x86/bugs: Whitelist allowed SPEC_CTRL MSR values
Intel and AMD SPEC_CTRL (0x48) MSR semantics may differ in the
future (or in fact use different MSRs for the same functionality).

As such a run-time mechanism is required to whitelist the appropriate MSR
values.

[ tglx: Made the variable __ro_after_init ]

Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Reviewed-by: Ingo Molnar <mingo@kernel.org>
2018-05-03 13:55:49 +02:00
..
2018-03-08 12:04:59 +01:00
2017-08-31 21:34:48 +02:00
2018-04-12 09:05:58 +02:00
2017-12-12 11:32:24 +01:00
2018-04-09 11:42:31 -07:00
2018-03-20 10:01:57 +01:00
2018-03-15 09:47:24 +01:00
2018-04-02 20:16:14 +02:00
2017-12-23 21:13:01 +01:00
2018-03-14 09:21:01 +01:00
2017-09-25 20:51:58 +02:00