41ad371f02
Move PCS V4 registers to the separate headers. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20220705094320.1313312-16-dmitry.baryshkov@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
24 lines
863 B
C
24 lines
863 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_PCIE_V4_H_
|
|
#define QCOM_PHY_QMP_PCS_PCIE_V4_H_
|
|
|
|
/* Only for QMP V4 PHY - PCS_PCIE registers (same as PCS_MISC?) */
|
|
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2 0x0c
|
|
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4 0x14
|
|
#define QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x1c
|
|
#define QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L 0x40
|
|
#define QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L 0x48
|
|
#define QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG1 0x50
|
|
#define QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS 0x90
|
|
#define QPHY_V4_PCS_PCIE_EQ_CONFIG1 0xa0
|
|
#define QPHY_V4_PCS_PCIE_EQ_CONFIG2 0xa4
|
|
#define QPHY_V4_PCS_PCIE_PRESET_P6_P7_PRE 0xb4
|
|
#define QPHY_V4_PCS_PCIE_PRESET_P10_PRE 0xbc
|
|
#define QPHY_V4_PCS_PCIE_PRESET_P10_POST 0xe0
|
|
|
|
#endif
|