58919326e7
Tegra234 supports sending/receiving 32-bit and 128-bit data over a shared mailbox. Based on the data size to be used, clients need to specify the type of shared mailbox in the device tree. Add a macro for 128-bit shared mailbox. Mailbox clients can use this macro as a flag in device tree to enable 128-bit data support for a shared mailbox. Signed-off-by: Kartik <kkartik@nvidia.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Jassi Brar <jaswinder.singh@linaro.org>
42 lines
1.2 KiB
C
42 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* This header provides constants for binding nvidia,tegra186-hsp.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_MAILBOX_TEGRA186_HSP_H
|
|
#define _DT_BINDINGS_MAILBOX_TEGRA186_HSP_H
|
|
|
|
/*
|
|
* These define the type of mailbox that is to be used (doorbell, shared
|
|
* mailbox, shared semaphore or arbitrated semaphore).
|
|
*/
|
|
#define TEGRA_HSP_MBOX_TYPE_DB 0x0
|
|
#define TEGRA_HSP_MBOX_TYPE_SM 0x1
|
|
#define TEGRA_HSP_MBOX_TYPE_SS 0x2
|
|
#define TEGRA_HSP_MBOX_TYPE_AS 0x3
|
|
|
|
/*
|
|
* These define the types of shared mailbox supported based on data size.
|
|
*/
|
|
#define TEGRA_HSP_MBOX_TYPE_SM_128BIT (1 << 8)
|
|
|
|
/*
|
|
* These defines represent the bit associated with the given master ID in the
|
|
* doorbell registers.
|
|
*/
|
|
#define TEGRA_HSP_DB_MASTER_CCPLEX 17
|
|
#define TEGRA_HSP_DB_MASTER_BPMP 19
|
|
|
|
/*
|
|
* Shared mailboxes are unidirectional, so the direction needs to be specified
|
|
* in the device tree.
|
|
*/
|
|
#define TEGRA_HSP_SM_MASK 0x00ffffff
|
|
#define TEGRA_HSP_SM_FLAG_RX (0 << 31)
|
|
#define TEGRA_HSP_SM_FLAG_TX (1 << 31)
|
|
|
|
#define TEGRA_HSP_SM_RX(x) (TEGRA_HSP_SM_FLAG_RX | ((x) & TEGRA_HSP_SM_MASK))
|
|
#define TEGRA_HSP_SM_TX(x) (TEGRA_HSP_SM_FLAG_TX | ((x) & TEGRA_HSP_SM_MASK))
|
|
|
|
#endif
|