Isabel Zhang 15add0c2fe drm/amd/display: Add initialitions for PLL2 clock source
[Why]
Starting from 14nm, the PLL is built into the PHY and the PLL is mapped
to PHY on 1 to 1 basis. In the code, the DP port is mapped to a PLL that was not
initialized. This causes DP to HDMI dongle to not light up the display.

[How]
Initializations added for PLL2 when creating resources.

Signed-off-by: Isabel Zhang <isabel.zhang@amd.com>
Reviewed-by: Eric Yang <eric.yang2@amd.com>
Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-02-06 15:04:38 -05:00
..
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-03 11:43:44 +10:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-15 16:21:28 +10:00
2019-12-17 13:57:54 +01:00
2019-12-18 16:09:12 -05:00
2020-01-20 11:42:57 +10:00
2019-12-17 13:57:54 +01:00
2019-11-19 22:25:55 +01:00
2019-11-27 17:45:48 -08:00
2019-10-08 18:29:00 +02:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2019-12-27 15:25:04 +10:00
2019-12-17 13:57:54 +01:00