linux/Documentation
Stephen Boyd 166e4b4841 Merge branches 'clk-vc5', 'clk-hsdk', 'clk-mediatek' and 'clk-baikal' into clk-next
- Support IDT VersaClock 5P49V5925
 - Bunch of updates for HSDK clock generation unit (CGU) driver
 - New clk driver for Baikal-T1 SoCs

* clk-vc5:
  dt: Add bindings for IDT VersaClock 5P49V5925
  clk: vc5: Add support for IDT VersaClock 5P49V6965

* clk-hsdk:
  CLK: HSDK: CGU: add support for 148.5MHz clock
  CLK: HSDK: CGU: support PLL bypassing
  CLK: HSDK: CGU: check if PLL is bypassed first

* clk-mediatek:
  clk: mediatek: assign the initial value to clk_init_data of mtk_mux
  clk: mediatek: Add MT6765 clock support
  clk: mediatek: add mt6765 clock IDs
  dt-bindings: clock: mediatek: document clk bindings vcodecsys for Mediatek MT6765 SoC
  dt-bindings: clock: mediatek: document clk bindings mipi0a for Mediatek MT6765 SoC
  dt-bindings: clock: mediatek: document clk bindings for Mediatek MT6765 SoC

* clk-baikal:
  clk: Add Baikal-T1 CCU Dividers driver
  clk: Add Baikal-T1 CCU PLLs driver
  dt-bindings: clk: Add Baikal-T1 CCU Dividers binding
  dt-bindings: clk: Add Baikal-T1 CCU PLLs binding
2020-06-01 13:00:56 -07:00
..
2020-04-10 15:36:22 -07:00
2020-04-12 10:13:14 -07:00
2020-02-19 02:42:21 -07:00
2020-03-31 10:05:01 -07:00
2020-03-30 01:35:12 +02:00
2020-04-01 16:11:40 -07:00
2020-03-19 10:40:27 +10:00
2019-12-11 09:12:38 +01:00
2020-03-30 13:42:05 -07:00
2020-03-19 07:41:04 +01:00
2020-04-03 14:25:02 -07:00
2020-04-05 11:12:59 -07:00
2020-04-02 17:03:53 -07:00
2020-04-05 10:36:18 -07:00
2020-03-30 13:42:05 -07:00
2020-03-15 11:34:48 +02:00
2020-04-02 15:13:15 -07:00
2019-12-30 11:58:02 -07:00
2019-09-27 11:17:38 -07:00
2020-04-03 13:22:40 -07:00
2020-03-31 16:03:39 -07:00