Chen-Yu Tsai afefc102df mmc: sunxi: Re-enable eMMC HS-DDR modes on Allwinner A80
Now the the HS-DDR mode clock timings have been corrected, we can
re-enable these modes on the A80.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2016-06-02 10:40:20 +02:00
..
2016-05-02 10:33:19 +02:00
2016-05-27 15:26:11 -07:00
2016-05-27 15:26:11 -07:00
2014-09-24 10:13:09 +02:00
2015-06-01 09:06:48 +02:00
2015-10-26 15:59:53 +01:00
2015-03-23 14:13:49 +01:00