Inochi Amaoto 18e8c6d2cc riscv: dts: sophgo: add uart clock for Sophgo CV1800 series SoC
Add missing clocks of uart node for CV1800B and CV1812H.

Reviewed-by: Chen Wang <unicorn_wang@outlook.com>
Link: https://lore.kernel.org/r/IA1PR20MB4953198222C3ABC2A2B6DE21BB262@IA1PR20MB4953.namprd20.prod.outlook.com
Signed-off-by: Inochi Amaoto <inochiama@outlook.com>
Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
2024-04-11 15:37:50 +08:00
..
2024-03-21 14:41:00 -07:00
2024-03-23 09:17:03 -07:00
2024-03-21 17:21:41 -07:00
2024-03-21 14:41:00 -07:00
2024-03-22 10:22:45 -07:00
2024-03-21 12:44:10 -07:00
2024-03-15 13:03:13 -07:00
2024-03-14 15:53:10 -07:00
2024-03-21 14:41:00 -07:00
2024-03-23 09:21:26 -07:00
2024-03-21 10:13:47 -07:00
2024-03-15 12:37:59 -07:00
2024-03-24 13:54:06 -07:00
2024-03-23 08:43:21 -07:00