Krishna Yarlagadda 1b8342cc4a
spi: tegra210-quad: combined sequence mode
Add combined sequence mode supported by Tegra QSPI controller.
For commands which contain cmd, addr, data parts to it, controller
can accept all 3 transfers at once and avoid interrupt for each
transfer. This would improve read & write performance.

Signed-off-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reported-by: kernel test robot <lkp@intel.com>
Reported-by: Dan Carpenter <dan.carpenter@oracle.com>
Link: https://lore.kernel.org/r/20220307165519.38380-3-kyarlagadda@nvidia.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2022-03-08 12:28:05 +00:00
..
2022-01-04 14:59:40 +00:00
2022-01-07 13:36:37 +00:00
2021-07-20 13:34:05 +01:00
2021-12-23 13:38:38 +00:00
2021-12-23 13:38:39 +00:00
2021-09-01 15:25:28 -07:00
2021-09-13 02:00:26 +01:00
2021-08-12 12:19:19 +01:00
2021-08-26 12:09:38 +01:00