Jeff McGee 1c046bc1db drm/i915/bxt: Support BXT in SSEU device status dump
Modify the Gen9 SSEU device status logic to support Broxton.
Broxton reuses the Skylake power gate acknowledgment registers but
has at most 1 slice and 3 subslices. Broxton supports subslice
power gating within its single slice.

Signed-off-by: Jeff McGee <jeff.mcgee@intel.com>
Reviewed-by: Imre Deak <imre.deak@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2015-04-09 15:57:57 +02:00
..
2015-04-09 07:48:27 +10:00
2014-11-20 11:30:37 +10:00
2015-04-09 07:48:27 +10:00
2015-04-08 11:13:06 +10:00
2015-04-02 09:21:48 +10:00
2015-03-13 17:37:35 +01:00
2014-12-16 08:56:55 +01:00
2015-04-01 19:29:37 -04:00
2015-03-13 17:37:35 +01:00
2014-12-16 18:44:34 +01:00
2015-03-13 17:37:35 +01:00
2015-03-13 17:37:35 +01:00
2015-03-13 17:37:35 +01:00
2015-04-02 09:21:48 +10:00
2015-04-02 09:21:48 +10:00