Lucas Tanure 1c52825c38
ASoC: cs42l42: Fix 1536000 Bit Clock instability
The 16 Bits, 2 channels, 48K sample rate use case needs
to configure a safer pll_divout during the start of PLL
After 800us from the start of PLL the correct pll_divout
can be set

Signed-off-by: Lucas Tanure <tanureal@opensource.cirrus.com>
Reviewed-by: Richard Fitzgerald <rf@opensource.cirrus.com>
Message-Id: <20210525090822.64577-1-tanureal@opensource.cirrus.com>
Signed-off-by: Mark Brown <broonie@sirena.org.uk>
2021-05-25 16:45:03 +01:00
..
2021-02-22 14:27:07 -08:00
2021-03-30 17:42:40 +02:00
2021-03-30 17:42:40 +02:00
2021-04-27 08:39:39 +02:00
2021-03-07 09:07:16 +01:00
2021-03-07 09:07:16 +01:00