Andrew Lunn 218669c662 ARM64: dts: marvell: cn9310: Add missing phy-mode
The DSA framework has got more picky about always having a phy-mode
for the CPU port. The SoC Ethernet is being configured to
10gbase-r. Set the switch phy-mode based on this. Additionally, the
SoC Ethernet is using in-band signalling to determine the link speed,
so add same parameter to the switch.

Additionally, the cpu label has never actually been used in the
binding, so remove it.

Signed-off-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2023-04-07 17:41:05 +02:00
..
2023-02-27 10:09:40 -08:00
2023-03-02 14:57:53 -08:00
2023-03-02 14:57:53 -08:00
2023-02-25 11:30:21 -08:00
2023-03-02 14:57:53 -08:00
2023-02-25 11:30:21 -08:00
2023-03-02 14:57:53 -08:00
2023-02-21 15:27:48 -08:00
2023-02-21 15:27:48 -08:00