Krishna Yarlagadda 222dcdff34 serial: tegra: check for FIFO mode enabled status
Chips prior to Tegra186 needed delay of 3 UART clock cycles to avoid
data loss. This issue is fixed in Tegra186 and a new flag is added to
check if FIFO mode is enabled. chip data updated to check if this flag
is available for a chip. Tegra186 has new compatible to enable this
flag.

Signed-off-by: Shardar Shariff Md <smohammed@nvidia.com>
Signed-off-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Link: https://lore.kernel.org/r/1567572187-29820-7-git-send-email-kyarlagadda@nvidia.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2019-09-05 10:00:04 +02:00
..
2019-09-04 12:43:44 +02:00
2018-10-13 00:50:53 -04:00
2019-04-16 15:21:34 +02:00
2018-10-13 00:50:32 -04:00
2017-11-28 15:32:33 +01:00
2018-10-13 00:50:32 -04:00
2017-11-08 13:08:12 +01:00
2019-09-04 12:43:44 +02:00
2019-05-08 10:07:28 -07:00
2019-02-12 08:51:33 +01:00
2019-05-14 19:52:51 -07:00
2019-04-16 15:21:34 +02:00