Elaine Zhang 223c24be74 clk: rockchip: mark some special clk as critical on rk3368
The jtag clk no driver to handle them.
But this clk need enable,so make it as critical.

The ddrphy/ddrupctl clks no driver to handle them,
Chip design requirements for these clock to always on,

The pmu_hclk_otg0 is Chip design defect, must be always on,

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2017-06-02 15:57:32 +02:00
..
2017-04-19 09:50:39 -07:00
2017-04-19 09:44:14 -07:00
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-11-16 11:19:20 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00