Atish Patra affa28e4d0 RISC-V: KVM: Introduce ISA extension register ...

Currently, there is no provision for vmm (qemu-kvm or kvmtool) to
query about multiple-letter ISA extensions. The config register
is only used for base single letter ISA extensions.

A new ISA extension register is added that will allow the vmm
to query about any ISA extension one at a time. It is enabled for
both single letter or multi-letter ISA extensions. The ISA extension
register is useful to if the vmm requires to retrieve/set single
extension while the config register should be used if all the base
ISA extension required to retrieve or set.

For any multi-letter ISA extensions, the new register interface
must be used.

Signed-off-by: Atish Patra <atishp@rivosinc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>

2022-05-20 09:09:20 +05:30

..

Kconfig

riscv: do not select non-existing config ANON_INODES

2021-10-22 05:53:37 -04:00

main.c

RISC-V: KVM: Add Sv57x4 mode support for G-stage

2022-05-20 09:09:04 +05:30

Makefile

RISC-V: KVM: Add SBI HSM extension in KVM

2022-01-06 15:12:47 +05:30

mmu.c

RISC-V: KVM: Add remote HFENCE functions based on VCPU requests

2022-05-20 09:09:15 +05:30

tlb.c

RISC-V: KVM: Cleanup stale TLB entries when host CPU changes

2022-05-20 09:09:18 +05:30

vcpu_exit.c

RISC-V: KVM: Use G-stage name for hypervisor page table

2022-05-20 09:09:01 +05:30

vcpu_fp.c

RISC-V: KVM: include missing hwcap.h into vcpu_fp

2022-04-09 09:16:00 +05:30

vcpu_sbi_base.c

RISC-V: KVM: Fix SBI implementation version

2022-02-02 18:58:06 +05:30

vcpu_sbi_hsm.c

RISC-V: KVM: Implement SBI HSM suspend call

2022-03-11 19:02:39 +05:30

vcpu_sbi_replace.c

RISC-V: KVM: Add remote HFENCE functions based on VCPU requests

2022-05-20 09:09:15 +05:30

vcpu_sbi_v01.c

RISC-V: KVM: Add remote HFENCE functions based on VCPU requests

2022-05-20 09:09:15 +05:30

vcpu_sbi.c

KVM: fix bad user ABI for KVM_EXIT_SYSTEM_EVENT

2022-04-29 12:38:22 -04:00

vcpu_switch.S

RISC-V: KVM: Refine __kvm_riscv_switch_to() implementation

2022-03-11 19:02:22 +05:30

vcpu_timer.c

RISC-V: KVM: remove unneeded semicolon

2021-11-01 17:35:13 +05:30

vcpu.c

RISC-V: KVM: Introduce ISA extension register

2022-05-20 09:09:20 +05:30

vm.c

RISC-V: KVM: Use G-stage name for hypervisor page table

2022-05-20 09:09:01 +05:30

vmid.c

RISC-V: KVM: Add remote HFENCE functions based on VCPU requests

2022-05-20 09:09:15 +05:30