Catalin Marinas 23107c5420 ARM: 5995/1: ARM: Add L2x0 outer_sync() support (3/4)
The L2x0 cache controllers need to explicitly drain their write buffer
even for Normal Noncacheable memory accesses.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2010-03-25 21:13:50 +00:00
..
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2009-03-25 13:10:01 +02:00
2010-02-25 22:09:41 +00:00
2009-12-14 14:54:28 +00:00
2008-09-06 12:10:45 +01:00
2010-02-15 21:39:11 +00:00
2008-11-27 12:37:59 +00:00
2009-03-25 13:10:01 +02:00