Kumar Gala 2319f12395 powerpc/mm: e300c2/c3/c4 TLB errata workaround
Complete workaround for DTLB errata in e300c2/c3/c4 processors.

Due to the bug, the hardware-implemented LRU algorythm always goes to way
1 of the TLB. This fix implements the proposed software workaround in
form of a LRW table for chosing the TLB-way.

Based on patch from David Jander <david@protonic.nl>

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2009-03-24 13:47:32 +11:00
..
2008-12-21 14:21:16 +11:00
2008-12-21 14:21:16 +11:00
2007-05-11 05:38:25 -04:00
2008-06-30 22:31:00 +10:00
2008-12-03 20:46:36 +11:00
2008-03-07 08:42:28 -06:00
2009-03-03 13:30:03 +11:00
2008-12-31 18:07:42 -05:00
2008-05-23 22:43:11 +02:00
2008-12-21 14:21:16 +11:00
2008-11-05 22:08:28 +11:00
2009-02-23 15:53:21 +11:00
2009-02-23 15:53:06 +11:00
2008-12-21 14:21:16 +11:00
2007-10-11 14:36:47 +10:00