linux/Documentation
Daniel Mack 2352d4bf43 ASoC: adau1701: allow configuration of PLL mode pins
The ADAU1701 has 2 hardware pins to configure the PLL mode in accordance
to the MCLK-to-LRCLK ratio. These pins have to be stable before the chip
is released from reset, and a full reset cycle, including a new firmware
download is needed whenever they change.

This patch adds GPIO properties to the DT bindings of the Codec, and
implements makes the set_sysclk memorize the configured sysclk.

Because the run-time parameters are unknown at probe time, the first
firmware download is postponed to the first hw_params call, when the
driver can determine the mclk/lrclk divider. Subsequent downloads
are only issued when the divider configuration changes.

Signed-off-by: Daniel Mack <zonque@gmail.com>
Acked-by: Lars-Peter Clausen <lars@metafoo.de>
Signed-off-by: Mark Brown <broonie@linaro.org>
2013-06-25 10:32:08 +01:00
..
2011-09-27 18:08:04 +02:00
2012-04-03 13:09:18 +02:00
2012-10-08 13:50:12 +10:30
2013-05-03 09:10:23 -07:00
2011-09-27 18:08:04 +02:00
2012-12-14 08:48:59 +01:00
2013-04-02 09:39:55 -07:00
2013-03-02 20:09:50 +00:00
2013-01-10 01:27:46 +01:00
2011-11-02 16:07:02 -07:00
2013-04-15 19:45:16 +02:00
2013-04-27 16:41:43 -07:00
2013-04-08 13:33:48 -07:00
2012-07-29 21:11:05 -03:00
2013-04-16 18:47:19 +09:00
2012-12-10 15:54:27 +01:00
2012-12-05 23:52:10 +00:00
2011-09-27 18:08:04 +02:00
2013-02-19 08:42:37 +01:00
2013-04-24 11:42:42 +10:00
2012-02-28 16:05:06 +01:00
2011-09-27 18:08:04 +02:00
2012-01-02 13:04:55 +01:00