fff987e732
A test with the command below gives for example this error:
arch/arm/boot/dts/rk3288-tinker.dt.yaml: tsadc: otp-gpio:
{'phandle': [[54]], 'rockchip,pins': [[0, 10, 0, 118]]}
is not of type 'array'
'gpio' is a sort of reserved nodename and should not be used
for pinctrl in combination with 'rockchip,pins', so change
nodes that end with 'gpio' to end with 'pin' or 'pins'.
make ARCH=arm dtbs_check
DT_SCHEMA_FILES=~/.local/lib/python3.5/site-packages/
dtschema/schemas/gpio/gpio.yaml
Signed-off-by: Johan Jonker <jbx6244@gmail.com>
Link: https://lore.kernel.org/r/20200524160636.16547-1-jbx6244@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
35 lines
770 B
Plaintext
35 lines
770 B
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Google Veyron Mighty Rev 1+ board device tree source
|
|
*
|
|
* Copyright 2015 Google, Inc
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "rk3288-veyron-jaq.dts"
|
|
|
|
/ {
|
|
model = "Google Mighty";
|
|
compatible = "google,veyron-mighty-rev5", "google,veyron-mighty-rev4",
|
|
"google,veyron-mighty-rev3", "google,veyron-mighty-rev2",
|
|
"google,veyron-mighty-rev1", "google,veyron-mighty",
|
|
"google,veyron", "rockchip,rk3288";
|
|
};
|
|
|
|
&sdmmc {
|
|
pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_pin
|
|
&sdmmc_wp_pin &sdmmc_bus4>;
|
|
wp-gpios = <&gpio7 10 GPIO_ACTIVE_HIGH>;
|
|
|
|
/delete-property/ disable-wp;
|
|
};
|
|
|
|
&pinctrl {
|
|
sdmmc {
|
|
sdmmc_wp_pin: sdmmc-wp-pin {
|
|
rockchip,pins = <7 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
};
|
|
};
|
|
};
|