Suzuki K Poulose 0bbb194c0c coresight: Extend the PIDR mask to cover relevant bits in PIDR2
As per coresight standards, PIDR2 register has the following format :

 [2-0]	- JEP106_bits6to4
 [3]	- JEDEC, designer ID is specified by JEDEC.

However some of the drivers only use mask of 0x3 for the PIDR2 leaving
bits [3-2] unchecked, which could potentially match the component for
a different device altogether. This patch fixes the mask and the
corresponding id bits for the existing devices.

Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
Cc: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-10-20 15:03:06 +02:00
..
2017-09-10 20:40:00 -07:00
2017-09-28 13:11:46 +05:30
2017-10-16 09:22:22 +02:00
2017-10-07 13:17:07 +02:00
2017-10-16 09:22:22 +02:00
2017-09-05 11:08:17 -07:00
2017-10-04 17:11:53 -07:00
2017-09-10 20:40:00 -07:00
2017-10-16 09:22:22 +02:00
2017-08-29 13:46:35 +02:00
2017-10-16 09:22:22 +02:00
2017-09-05 11:08:17 -07:00
2017-10-04 10:39:55 +02:00
2017-09-11 13:04:32 -07:00
2017-09-07 13:51:13 -07:00
2017-09-13 10:56:00 -07:00
2017-09-19 08:36:19 +02:00
2017-10-07 12:34:16 -07:00
2017-09-05 12:45:03 -07:00
2017-09-05 12:45:03 -07:00
2017-10-12 11:17:34 +02:00
2017-08-30 14:03:42 -06:00
2017-09-14 13:33:33 -07:00
2017-09-07 21:11:05 -07:00
2017-09-29 12:24:28 -07:00