Jiancheng Xue 25824d52ca reset: hisilicon: add reset controller driver for hisilicon SOCs
In most of hisilicon SOCs, reset controller and clock provider are
combined together as a block named CRG (Clock and Reset Generator).
This patch mainly implements the reset function.

Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
Acked-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-05-06 11:13:29 -07:00
..
2016-03-21 13:14:16 -07:00
2016-03-24 23:13:48 -07:00
2016-03-16 08:36:55 -07:00
2016-03-25 08:52:25 -07:00
2016-03-22 15:36:02 -07:00
2016-03-18 10:15:11 -07:00
2016-03-17 13:47:50 -07:00
2016-03-20 15:40:32 -07:00
2016-03-18 10:15:11 -07:00
2016-03-22 11:57:43 -07:00
2016-03-23 17:20:59 -07:00
2016-03-24 19:57:15 -07:00
2016-03-18 10:15:11 -07:00
2016-03-21 14:35:52 -07:00
2016-03-24 19:57:15 -07:00
2016-03-24 23:13:48 -07:00
2016-03-19 15:15:07 -07:00
2016-03-05 12:22:41 -08:00
2016-03-23 17:20:59 -07:00
2016-03-18 10:15:11 -07:00
2016-03-24 22:49:08 -07:00
2016-03-26 11:31:01 -07:00
2016-03-04 12:12:08 +01:00
2016-03-20 15:40:32 -07:00
2016-03-17 12:34:54 -07:00
2016-03-22 12:55:17 -07:00
2016-03-17 13:05:09 -07:00
2016-03-22 12:55:17 -07:00