Robin Murphy 268af50f38 drm/panfrost: Support cache-coherent integrations
When the GPU's ACE-Lite interface is fully wired up and capable of
snooping CPU caches, it may be described as "dma-coherent" in
devicetree, which will already inform the DMA layer not to perform
unnecessary cache maintenance. However, we still need to ensure that
the GPU uses the appropriate cacheable outer-shareable attributes in
order to generate the requisite snoop signals, and that CPU mappings
don't create a mismatch by using a non-cacheable type either.

Signed-off-by: Robin Murphy <robin.murphy@arm.com>
Tested-by: Neil Armstrong <narmstrong@baylibre.com>
Reviewed-by: Steven Price <steven.price@arm.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Link: https://patchwork.freedesktop.org/patch/msgid/7024ce18c1cb1a226e918037d49175571db0b436.1600780574.git.robin.murphy@arm.com
2020-10-30 10:08:08 +01:00
..
2020-08-11 11:58:31 +10:00
2020-08-06 14:27:31 -07:00
2020-08-11 11:58:31 +10:00
2020-06-24 09:17:34 +02:00
2020-10-29 15:57:57 +01:00
2020-10-20 10:34:40 +02:00
2020-05-27 14:31:42 +03:00
2020-08-25 11:00:02 +02:00
2020-09-21 10:45:08 +02:00
2020-10-29 22:22:44 +00:00
2020-05-29 12:58:11 +02:00
2020-09-21 10:45:08 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-08-25 11:00:02 +02:00
2020-06-24 15:45:51 +10:00
2020-10-29 15:57:57 +01:00