Michael Williamson 2aba76f014 audio: tlv320aic26: fix PLL register configuration
The current PLL configuration code for the tlc320aic26 codec appears to assume a
hardcoded system clock of 12 MHz.  Use the clock value provided by the DAI_OPS
API for the calculation.

Tested using a MityDSP-L138 platform providing a 24.576 MHz clock.

Signed-off-by: Michael Williamson <michael.williamson@criticallink.com>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@ti.com>
2011-05-21 12:07:56 +01:00
..
2011-03-31 11:26:23 -03:00
2011-05-19 14:10:59 -07:00
2011-01-10 22:21:09 +00:00
2011-01-10 22:21:09 +00:00
2011-05-15 08:50:59 -07:00
2011-05-03 19:29:15 +01:00