8c9e8b0a28
BCM6318 SoCs have a reset controller for certain components. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Acked-by: Florian Fainelli <F.fainelli@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
21 lines
539 B
C
21 lines
539 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
#ifndef __DT_BINDINGS_RESET_BCM6318_H
|
|
#define __DT_BINDINGS_RESET_BCM6318_H
|
|
|
|
#define BCM6318_RST_SPI 0
|
|
#define BCM6318_RST_EPHY 1
|
|
#define BCM6318_RST_SAR 2
|
|
#define BCM6318_RST_ENETSW 3
|
|
#define BCM6318_RST_USBD 4
|
|
#define BCM6318_RST_USBH 5
|
|
#define BCM6318_RST_PCIE_CORE 6
|
|
#define BCM6318_RST_PCIE 7
|
|
#define BCM6318_RST_PCIE_EXT 8
|
|
#define BCM6318_RST_PCIE_HARD 9
|
|
#define BCM6318_RST_ADSL 10
|
|
#define BCM6318_RST_PHYMIPS 11
|
|
#define BCM6318_RST_HOSTMIPS 12
|
|
|
|
#endif /* __DT_BINDINGS_RESET_BCM6318_H */
|