Jisheng Zhang 2bf847db0c
riscv: extable: add type and data fields
This is a riscv port of commit d6e2cc564775 ("arm64: extable: add `type`
and `data` fields").

Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
2022-01-05 17:52:54 -08:00
..
2021-11-14 11:30:50 -08:00
2021-11-13 10:01:10 -08:00
2021-11-10 11:22:03 -08:00
2021-11-08 09:15:45 -08:00
2021-11-10 11:22:03 -08:00
2021-11-11 14:22:05 -08:00
2021-11-14 11:11:51 -08:00
2021-11-10 11:22:03 -08:00
2021-11-14 11:37:49 -08:00
2021-11-01 20:05:19 -07:00