c40668048f
The Global Clock Controller (GCC) in the MSM8909 SoC provides clocks, resets and power domains for the various hardware blocks in the SoC. Add a DT schema to describe it, similar to other Qualcomm SoCs. Signed-off-by: Stephan Gerhold <stephan.gerhold@kernkonzept.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20220706134132.3623415-2-stephan.gerhold@kernkonzept.com
59 lines
1.3 KiB
YAML
59 lines
1.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,gcc-msm8909.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Global Clock & Reset Controller Binding for MSM8909
|
|
|
|
maintainers:
|
|
- Stephan Gerhold <stephan@gerhold.net>
|
|
|
|
description: |
|
|
Qualcomm global clock control module which supports the clocks, resets and
|
|
power domains on MSM8909.
|
|
|
|
See also:
|
|
- dt-bindings/clock/qcom,gcc-msm8909.h
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,gcc-msm8909
|
|
|
|
clocks:
|
|
items:
|
|
- description: XO source
|
|
- description: Sleep clock source
|
|
- description: DSI phy instance 0 dsi clock
|
|
- description: DSI phy instance 0 byte clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: xo
|
|
- const: sleep_clk
|
|
- const: dsi0pll
|
|
- const: dsi0pllbyte
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- clock-names
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
gcc: clock-controller@1800000 {
|
|
compatible = "qcom,gcc-msm8909";
|
|
reg = <0x01800000 0x80000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
clocks = <&xo_board>, <&sleep_clk>, <&dsi0_phy 1>, <&dsi0_phy 0>;
|
|
clock-names = "xo", "sleep_clk", "dsi0pll", "dsi0pllbyte";
|
|
};
|
|
...
|