0f71ae9457
Use qcom,gcc.yaml which contains a set of properties common to most Qualcomm GCC bindings. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Marijn Suijten <marijn.suijten@somainline.org> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20220704172453.838303-2-dmitry.baryshkov@linaro.org
68 lines
1.8 KiB
YAML
68 lines
1.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,gcc-sdx65.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Global Clock & Reset Controller Binding for SDX65
|
|
|
|
maintainers:
|
|
- Vamsi krishna Lanka <quic_vamslank@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm global clock control module which supports the clocks, resets and
|
|
power domains on SDX65
|
|
|
|
See also:
|
|
- dt-bindings/clock/qcom,gcc-sdx65.h
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,gcc-sdx65
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Board active XO source
|
|
- description: Sleep clock source
|
|
- description: PCIE Pipe clock source
|
|
- description: USB3 phy wrapper pipe clock source
|
|
- description: PLL test clock source (Optional clock)
|
|
minItems: 5
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bi_tcxo
|
|
- const: bi_tcxo_ao
|
|
- const: sleep_clk
|
|
- const: pcie_pipe_clk
|
|
- const: usb3_phy_wrapper_gcc_usb30_pipe_clk
|
|
- const: core_bi_pll_test_se # Optional clock
|
|
minItems: 5
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- clock-names
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@100000 {
|
|
compatible = "qcom,gcc-sdx65";
|
|
reg = <0x100000 0x1f7400>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>,
|
|
<&pcie_pipe_clk>, <&usb3_phy_wrapper_gcc_usb30_pipe_clk>, <&pll_test_clk>;
|
|
clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
|
|
"pcie_pipe_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk", "core_bi_pll_test_se";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|