81d7cac4d1
The DT of_device.h and of_platform.h date back to the separate of_platform_bus_type before it as merged into the regular platform bus. As part of that merge prepping Arm DT support 13 years ago, they "temporarily" include each other. They also include platform_device.h and of.h. As a result, there's a pretty much random mix of those include files used throughout the tree. In order to detangle these headers and replace the implicit includes with struct declarations, users need to explicitly include the correct includes. Signed-off-by: Rob Herring <robh@kernel.org> [mpe: Fixup maple/setup.c which needs platform_device] Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://msgid.link/20230724210247.778034-1-robh@kernel.org
373 lines
8.1 KiB
C
373 lines
8.1 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright (C) 2006-2010, 2012-2013 Freescale Semiconductor, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Author: Andy Fleming <afleming@freescale.com>
|
|
*
|
|
* Based on 83xx/mpc8360e_pb.c by:
|
|
* Li Yang <LeoLi@freescale.com>
|
|
* Yin Olivia <Hong-hua.Yin@freescale.com>
|
|
*
|
|
* Description:
|
|
* MPC85xx MDS board specific routines.
|
|
*/
|
|
|
|
#include <linux/stddef.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/reboot.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kdev_t.h>
|
|
#include <linux/major.h>
|
|
#include <linux/console.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/seq_file.h>
|
|
#include <linux/initrd.h>
|
|
#include <linux/fsl_devices.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/memblock.h>
|
|
#include <linux/fsl/guts.h>
|
|
|
|
#include <linux/atomic.h>
|
|
#include <asm/time.h>
|
|
#include <asm/io.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/pci-bridge.h>
|
|
#include <asm/irq.h>
|
|
#include <mm/mmu_decl.h>
|
|
#include <asm/udbg.h>
|
|
#include <sysdev/fsl_soc.h>
|
|
#include <sysdev/fsl_pci.h>
|
|
#include <soc/fsl/qe/qe.h>
|
|
#include <asm/mpic.h>
|
|
#include <asm/swiotlb.h>
|
|
#include "smp.h"
|
|
|
|
#include "mpc85xx.h"
|
|
|
|
#if IS_BUILTIN(CONFIG_PHYLIB)
|
|
|
|
#define MV88E1111_SCR 0x10
|
|
#define MV88E1111_SCR_125CLK 0x0010
|
|
static int mpc8568_fixup_125_clock(struct phy_device *phydev)
|
|
{
|
|
int scr;
|
|
int err;
|
|
|
|
/* Workaround for the 125 CLK Toggle */
|
|
scr = phy_read(phydev, MV88E1111_SCR);
|
|
|
|
if (scr < 0)
|
|
return scr;
|
|
|
|
err = phy_write(phydev, MV88E1111_SCR, scr & ~(MV88E1111_SCR_125CLK));
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
err = phy_write(phydev, MII_BMCR, BMCR_RESET);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
scr = phy_read(phydev, MV88E1111_SCR);
|
|
|
|
if (scr < 0)
|
|
return scr;
|
|
|
|
err = phy_write(phydev, MV88E1111_SCR, scr | 0x0008);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int mpc8568_mds_phy_fixups(struct phy_device *phydev)
|
|
{
|
|
int temp;
|
|
int err;
|
|
|
|
/* Errata */
|
|
err = phy_write(phydev,29, 0x0006);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
temp = phy_read(phydev, 30);
|
|
|
|
if (temp < 0)
|
|
return temp;
|
|
|
|
temp = (temp & (~0x8000)) | 0x4000;
|
|
err = phy_write(phydev,30, temp);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
err = phy_write(phydev,29, 0x000a);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
temp = phy_read(phydev, 30);
|
|
|
|
if (temp < 0)
|
|
return temp;
|
|
|
|
temp = phy_read(phydev, 30);
|
|
|
|
if (temp < 0)
|
|
return temp;
|
|
|
|
temp &= ~0x0020;
|
|
|
|
err = phy_write(phydev,30,temp);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
/* Disable automatic MDI/MDIX selection */
|
|
temp = phy_read(phydev, 16);
|
|
|
|
if (temp < 0)
|
|
return temp;
|
|
|
|
temp &= ~0x0060;
|
|
err = phy_write(phydev,16,temp);
|
|
|
|
return err;
|
|
}
|
|
|
|
#endif
|
|
|
|
/* ************************************************************************
|
|
*
|
|
* Setup the architecture
|
|
*
|
|
*/
|
|
#ifdef CONFIG_QUICC_ENGINE
|
|
static void __init mpc85xx_mds_reset_ucc_phys(void)
|
|
{
|
|
struct device_node *np;
|
|
static u8 __iomem *bcsr_regs;
|
|
|
|
/* Map BCSR area */
|
|
np = of_find_node_by_name(NULL, "bcsr");
|
|
if (!np)
|
|
return;
|
|
|
|
bcsr_regs = of_iomap(np, 0);
|
|
of_node_put(np);
|
|
if (!bcsr_regs)
|
|
return;
|
|
|
|
if (machine_is(mpc8568_mds)) {
|
|
#define BCSR_UCC1_GETH_EN (0x1 << 7)
|
|
#define BCSR_UCC2_GETH_EN (0x1 << 7)
|
|
#define BCSR_UCC1_MODE_MSK (0x3 << 4)
|
|
#define BCSR_UCC2_MODE_MSK (0x3 << 0)
|
|
|
|
/* Turn off UCC1 & UCC2 */
|
|
clrbits8(&bcsr_regs[8], BCSR_UCC1_GETH_EN);
|
|
clrbits8(&bcsr_regs[9], BCSR_UCC2_GETH_EN);
|
|
|
|
/* Mode is RGMII, all bits clear */
|
|
clrbits8(&bcsr_regs[11], BCSR_UCC1_MODE_MSK |
|
|
BCSR_UCC2_MODE_MSK);
|
|
|
|
/* Turn UCC1 & UCC2 on */
|
|
setbits8(&bcsr_regs[8], BCSR_UCC1_GETH_EN);
|
|
setbits8(&bcsr_regs[9], BCSR_UCC2_GETH_EN);
|
|
} else if (machine_is(mpc8569_mds)) {
|
|
#define BCSR7_UCC12_GETHnRST (0x1 << 2)
|
|
#define BCSR8_UEM_MARVELL_RST (0x1 << 1)
|
|
#define BCSR_UCC_RGMII (0x1 << 6)
|
|
#define BCSR_UCC_RTBI (0x1 << 5)
|
|
/*
|
|
* U-Boot mangles interrupt polarity for Marvell PHYs,
|
|
* so reset built-in and UEM Marvell PHYs, this puts
|
|
* the PHYs into their normal state.
|
|
*/
|
|
clrbits8(&bcsr_regs[7], BCSR7_UCC12_GETHnRST);
|
|
setbits8(&bcsr_regs[8], BCSR8_UEM_MARVELL_RST);
|
|
|
|
setbits8(&bcsr_regs[7], BCSR7_UCC12_GETHnRST);
|
|
clrbits8(&bcsr_regs[8], BCSR8_UEM_MARVELL_RST);
|
|
|
|
for_each_compatible_node(np, "network", "ucc_geth") {
|
|
const unsigned int *prop;
|
|
int ucc_num;
|
|
|
|
prop = of_get_property(np, "cell-index", NULL);
|
|
if (prop == NULL)
|
|
continue;
|
|
|
|
ucc_num = *prop - 1;
|
|
|
|
prop = of_get_property(np, "phy-connection-type", NULL);
|
|
if (prop == NULL)
|
|
continue;
|
|
|
|
if (strcmp("rtbi", (const char *)prop) == 0)
|
|
clrsetbits_8(&bcsr_regs[7 + ucc_num],
|
|
BCSR_UCC_RGMII, BCSR_UCC_RTBI);
|
|
}
|
|
} else if (machine_is(p1021_mds)) {
|
|
#define BCSR11_ENET_MICRST (0x1 << 5)
|
|
/* Reset Micrel PHY */
|
|
clrbits8(&bcsr_regs[11], BCSR11_ENET_MICRST);
|
|
setbits8(&bcsr_regs[11], BCSR11_ENET_MICRST);
|
|
}
|
|
|
|
iounmap(bcsr_regs);
|
|
}
|
|
|
|
static void __init mpc85xx_mds_qe_init(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
mpc85xx_qe_par_io_init();
|
|
mpc85xx_mds_reset_ucc_phys();
|
|
|
|
if (machine_is(p1021_mds)) {
|
|
|
|
struct ccsr_guts __iomem *guts;
|
|
|
|
np = of_find_node_by_name(NULL, "global-utilities");
|
|
if (np) {
|
|
guts = of_iomap(np, 0);
|
|
if (!guts)
|
|
pr_err("mpc85xx-rdb: could not map global utilities register\n");
|
|
else{
|
|
/* P1021 has pins muxed for QE and other functions. To
|
|
* enable QE UEC mode, we need to set bit QE0 for UCC1
|
|
* in Eth mode, QE0 and QE3 for UCC5 in Eth mode, QE9
|
|
* and QE12 for QE MII management signals in PMUXCR
|
|
* register.
|
|
*/
|
|
setbits32(&guts->pmuxcr, MPC85xx_PMUXCR_QE(0) |
|
|
MPC85xx_PMUXCR_QE(3) |
|
|
MPC85xx_PMUXCR_QE(9) |
|
|
MPC85xx_PMUXCR_QE(12));
|
|
iounmap(guts);
|
|
}
|
|
of_node_put(np);
|
|
}
|
|
|
|
}
|
|
}
|
|
|
|
#else
|
|
static void __init mpc85xx_mds_qe_init(void) { }
|
|
#endif /* CONFIG_QUICC_ENGINE */
|
|
|
|
static void __init mpc85xx_mds_setup_arch(void)
|
|
{
|
|
if (ppc_md.progress)
|
|
ppc_md.progress("mpc85xx_mds_setup_arch()", 0);
|
|
|
|
mpc85xx_smp_init();
|
|
|
|
mpc85xx_mds_qe_init();
|
|
|
|
fsl_pci_assign_primary();
|
|
|
|
swiotlb_detect_4g();
|
|
}
|
|
|
|
#if IS_BUILTIN(CONFIG_PHYLIB)
|
|
|
|
static int __init board_fixups(void)
|
|
{
|
|
char phy_id[20];
|
|
char *compstrs[2] = {"fsl,gianfar-mdio", "fsl,ucc-mdio"};
|
|
struct device_node *mdio;
|
|
struct resource res;
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(compstrs); i++) {
|
|
mdio = of_find_compatible_node(NULL, NULL, compstrs[i]);
|
|
|
|
of_address_to_resource(mdio, 0, &res);
|
|
snprintf(phy_id, sizeof(phy_id), "%llx:%02x",
|
|
(unsigned long long)res.start, 1);
|
|
|
|
phy_register_fixup_for_id(phy_id, mpc8568_fixup_125_clock);
|
|
phy_register_fixup_for_id(phy_id, mpc8568_mds_phy_fixups);
|
|
|
|
/* Register a workaround for errata */
|
|
snprintf(phy_id, sizeof(phy_id), "%llx:%02x",
|
|
(unsigned long long)res.start, 7);
|
|
phy_register_fixup_for_id(phy_id, mpc8568_mds_phy_fixups);
|
|
|
|
of_node_put(mdio);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
machine_arch_initcall(mpc8568_mds, board_fixups);
|
|
machine_arch_initcall(mpc8569_mds, board_fixups);
|
|
|
|
#endif
|
|
|
|
static int __init mpc85xx_publish_devices(void)
|
|
{
|
|
return mpc85xx_common_publish_devices();
|
|
}
|
|
|
|
machine_arch_initcall(mpc8568_mds, mpc85xx_publish_devices);
|
|
machine_arch_initcall(mpc8569_mds, mpc85xx_publish_devices);
|
|
machine_arch_initcall(p1021_mds, mpc85xx_common_publish_devices);
|
|
|
|
static void __init mpc85xx_mds_pic_init(void)
|
|
{
|
|
struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN |
|
|
MPIC_SINGLE_DEST_CPU,
|
|
0, 256, " OpenPIC ");
|
|
BUG_ON(mpic == NULL);
|
|
|
|
mpic_init(mpic);
|
|
}
|
|
|
|
define_machine(mpc8568_mds) {
|
|
.name = "MPC8568 MDS",
|
|
.compatible = "MPC85xxMDS",
|
|
.setup_arch = mpc85xx_mds_setup_arch,
|
|
.init_IRQ = mpc85xx_mds_pic_init,
|
|
.get_irq = mpic_get_irq,
|
|
.progress = udbg_progress,
|
|
#ifdef CONFIG_PCI
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
|
.pcibios_fixup_phb = fsl_pcibios_fixup_phb,
|
|
#endif
|
|
};
|
|
|
|
define_machine(mpc8569_mds) {
|
|
.name = "MPC8569 MDS",
|
|
.compatible = "fsl,MPC8569EMDS",
|
|
.setup_arch = mpc85xx_mds_setup_arch,
|
|
.init_IRQ = mpc85xx_mds_pic_init,
|
|
.get_irq = mpic_get_irq,
|
|
.progress = udbg_progress,
|
|
#ifdef CONFIG_PCI
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
|
.pcibios_fixup_phb = fsl_pcibios_fixup_phb,
|
|
#endif
|
|
};
|
|
|
|
define_machine(p1021_mds) {
|
|
.name = "P1021 MDS",
|
|
.compatible = "fsl,P1021MDS",
|
|
.setup_arch = mpc85xx_mds_setup_arch,
|
|
.init_IRQ = mpc85xx_mds_pic_init,
|
|
.get_irq = mpic_get_irq,
|
|
.progress = udbg_progress,
|
|
#ifdef CONFIG_PCI
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
|
.pcibios_fixup_phb = fsl_pcibios_fixup_phb,
|
|
#endif
|
|
};
|