Valentin Longchamp 2ccf80b756 soc/fsl/qe: round brg_freq to 1kHz granularity
Because of integer computation rounding in u-boot (that sets the QE
brg-frequency DTS prop), the clk value is 99999999 Hz even though it is
100 MHz.

When setting brg clks that are exact divisors of 100 MHz, this small
differnce plays a role and can result in lower clks to be output (for
instance 20 MHz - divide by 5 - results in 16.666 MHz - divide by 6).

This patch fixes that by "forcing" the brg_clk to the nearest kHz when
the difference is below 2 integer rounding errors (i.e. 4).

Signed-off-by: Valentin Longchamp <valentin.longchamp@keymile.com>
Signed-off-by: Scott Wood <oss@buserror.net>
2017-04-30 01:31:51 -05:00
..
2017-02-23 15:57:04 -08:00
2017-03-03 16:15:48 -08:00
2017-03-10 19:56:56 -08:00
2017-03-04 11:26:18 -08:00
2017-02-23 15:57:04 -08:00
2017-02-21 11:51:42 -08:00
2017-02-23 11:53:22 -08:00
2017-03-13 13:23:43 -07:00
2017-03-01 09:46:02 -08:00
2017-02-20 17:23:57 -08:00
2017-02-23 15:57:04 -08:00
2017-03-02 13:53:13 -08:00
2017-03-11 00:08:39 -08:00
2017-02-23 11:53:22 -08:00