Stephen Boyd
ff060019f4
Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and 'clk-spdx' into clk-next
...
- Support for STM32F769
- Rework AT91 sckc DT bindings
- Fix slow RC oscillator issue on sama5d3
- AT91 sam9x60 PMC support
- SiFive FU540 PRCI and PLL support
* clk-stm32f4:
clk: stm32mp1: Add ddrperfm clock
clk: stm32: Introduce clocks of STM32F769 board
* clk-tegra:
clk: tegra: divider: Mark Memory Controller clock as read-only
clk: tegra: emc: Replace BUG() with WARN_ONCE()
clk: tegra: emc: Fix EMC max-rate clamping
clk: tegra: emc: Support multiple RAM codes
clk: tegra: emc: Don't enable EMC clock manually
clk: tegra124: Remove lock-enable bit from PLLM
clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides divider
clk: tegra: Don't enable already enabled PLLs
* clk-at91:
clk: at91: Mark struct clk_range as const
clk: at91: add sam9x60 pmc driver
dt-bindings: clk: at91: add bindings for SAM9X60 pmc
clk: at91: add sam9x60 PLL driver
clk: at91: master: Add sam9x60 support
clk: at91: usb: Add sam9x60 support
clk: at91: allow configuring generated PCR layout
clk: at91: allow configuring peripheral PCR layout
clk: at91: sckc: handle different RC startup time
clk: at91: modernize sckc binding
dt-bindings: clock: at91: new sckc bindings
* clk-sifive-fu540:
clk: sifive: add a driver for the SiFive FU540 PRCI IP block
clk: analogbits: add Wide-Range PLL library
dt-bindings: clk: add documentation for the SiFive PRCI driver
* clk-spdx:
clk: sunxi-ng: Use the correct style for SPDX License Identifier
clk: sprd: Use the correct style for SPDX License Identifier
clk: renesas: Use the correct style for SPDX License Identifier
clk: qcom: Use the correct style for SPDX License Identifier
clk: davinci: Use the correct style for SPDX License Identifier
clk: actions: Use the correct style for SPDX License Identifier
2019-05-07 11:45:29 -07:00
..
2018-01-02 10:00:24 -08:00
2018-12-05 09:22:33 -08:00
2018-08-30 18:27:06 -07:00
2018-10-16 15:09:20 -07:00
2018-07-25 09:23:33 -07:00
2019-04-11 13:34:21 -07:00
2019-04-11 13:34:21 -07:00
2018-10-17 13:14:37 -07:00
2018-10-17 13:14:37 -07:00
2018-10-17 13:15:05 -07:00
2018-10-17 13:15:05 -07:00
2016-11-01 18:39:17 -07:00
2015-07-07 17:19:58 -07:00
2019-02-21 14:18:12 -08:00
2016-02-29 12:57:06 -08:00
2019-02-21 14:18:12 -08:00
2018-03-12 15:10:27 -07:00
2017-12-21 16:03:19 -08:00
2018-01-02 10:00:24 -08:00
2019-05-01 13:01:13 -07:00
2017-12-21 16:03:22 -08:00
2017-12-21 16:03:22 -08:00
2018-07-25 09:23:33 -07:00
2018-07-25 09:23:33 -07:00
2018-03-19 14:40:26 -07:00
2019-02-21 13:57:55 -08:00
2019-01-09 11:46:42 -08:00
2018-06-06 11:15:43 -07:00
2019-02-22 00:06:57 -08:00
2019-02-22 00:06:57 -08:00
2018-08-01 08:08:12 -07:00
2018-07-06 16:45:51 -07:00
2018-10-17 13:14:47 -07:00
2018-07-06 16:45:51 -07:00
2019-02-22 00:06:57 -08:00
2019-02-22 00:06:57 -08:00
2018-06-19 10:02:28 -07:00
2018-11-30 01:00:04 -08:00
2018-10-17 13:14:45 -07:00
2018-07-06 16:45:51 -07:00
2018-07-06 16:45:51 -07:00
2019-02-22 00:06:57 -08:00
2019-04-11 13:37:42 -07:00
2019-04-11 13:32:20 -07:00
2019-02-22 00:06:57 -08:00
2019-03-08 10:29:30 -08:00
2018-11-27 16:54:04 -08:00
2018-06-04 12:34:51 -07:00
2018-11-28 13:24:45 -08:00
2018-10-17 13:14:40 -07:00
2019-04-11 13:35:48 -07:00
2018-10-17 13:14:54 -07:00
2018-10-17 13:15:05 -07:00
2016-11-01 17:44:09 -07:00
2016-08-15 15:51:21 -07:00
2016-02-12 14:24:24 -08:00
2018-12-03 09:38:05 -08:00
2019-04-11 13:35:48 -07:00
2018-07-06 16:45:51 -07:00
2016-03-04 12:53:53 -08:00
2018-07-06 16:45:51 -07:00
2019-02-22 00:06:57 -08:00
2016-03-29 16:30:26 -07:00
2016-03-29 16:30:26 -07:00
2019-04-11 13:35:48 -07:00
2018-07-06 16:45:51 -07:00