XeHP SDV is a Intel® dGPU without display. This is just the definition of some basic platform macros, by large a copy of current state of Tigerlake which does not reflect the end state of this platform. v2: - Switch to intel_step infrastructure for stepping matches. (Jani) v3: - Bring earlier in patch series and leave addition of new media engines to the engine mask for a later patch. Bspec: 44467, 48077 Cc: Rodrigo Vivi <rodrigo.vivi@intel.com> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Signed-off-by: José Roberto de Souza <jose.souza@intel.com> Signed-off-by: Stuart Summers <stuart.summers@intel.com> Signed-off-by: Tomas Winkler <tomas.winkler@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: José Roberto de Souza <jose.souza@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20210721223043.834562-3-matthew.d.roper@intel.com
46 lines
683 B
C
46 lines
683 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2020,2021 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_STEP_H__
|
|
#define __INTEL_STEP_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct drm_i915_private;
|
|
|
|
struct intel_step_info {
|
|
u8 gt_step;
|
|
u8 display_step;
|
|
};
|
|
|
|
/*
|
|
* Symbolic steppings that do not match the hardware. These are valid both as gt
|
|
* and display steppings as symbolic names.
|
|
*/
|
|
enum intel_step {
|
|
STEP_NONE = 0,
|
|
STEP_A0,
|
|
STEP_A1,
|
|
STEP_A2,
|
|
STEP_B0,
|
|
STEP_B1,
|
|
STEP_C0,
|
|
STEP_D0,
|
|
STEP_D1,
|
|
STEP_E0,
|
|
STEP_F0,
|
|
STEP_G0,
|
|
STEP_H0,
|
|
STEP_I0,
|
|
STEP_I1,
|
|
STEP_J0,
|
|
STEP_FUTURE,
|
|
STEP_FOREVER,
|
|
};
|
|
|
|
void intel_step_init(struct drm_i915_private *i915);
|
|
|
|
#endif /* __INTEL_STEP_H__ */
|