Florian Fainelli 2e274768e4 MIPS: Move RIXI exception enabling after vendor-specific cpu_probe
Some processors may not have the RIXI bit advertised in the Config3 register,
not being a MIPS32R2 or R6 core, yet, they might be supporting it through a
different way, which is overriden during vendor-specific cpu_probe().

Move the RIXI exceptions enabling after the vendor-specific cpu_probe()
function has had a change to run and override the current CPU's options with
MIPS_CPU_RIXI.

Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Cc: john@phrozen.org
Cc: cernekee@gmail.com
Cc: jon.fraser@broadcom.com
Cc: pgynther@google.com
Cc: paul.burton@imgtec.com
Cc: ddaney.cavm@gmail.com
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/12506/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2016-05-13 15:30:25 +02:00
..
2016-05-13 14:02:20 +02:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-08-26 13:45:51 -04:00
2016-05-13 14:02:02 +02:00
2016-04-03 12:32:09 +02:00
2014-05-24 00:07:01 +02:00
2016-05-09 12:00:02 +02:00
2016-05-13 14:01:57 +02:00
2016-05-13 14:01:54 +02:00
2014-08-02 00:06:37 +02:00
2015-11-11 08:36:46 +01:00
2014-05-24 00:07:01 +02:00
2015-09-03 12:08:05 +02:00
2014-05-24 00:07:01 +02:00