Aharon Landau 2f0e60d5e9 RDMA/mlx5: Fix the flow of a miss in the allocation of a cache ODP MR
When an ODP MR cache entry is empty and trying to allocate it, increment
the ent->miss counter and call to queue_adjust_cache_locked() to verify
the entry is balanced.

Fixes: aad719dcf379 ("RDMA/mlx5: Allow MRs to be created in the cache synchronously")
Link: https://lore.kernel.org/r/09503e295276dcacc92cb1d8aef1ad0961c99dc1.1644947594.git.leonro@nvidia.com
Signed-off-by: Aharon Landau <aharonl@nvidia.com>
Signed-off-by: Leon Romanovsky <leonro@nvidia.com>
Signed-off-by: Jason Gunthorpe <jgg@nvidia.com>
2022-02-23 14:59:13 -04:00
..
2021-09-28 18:31:21 +03:00
2021-09-28 18:31:21 +03:00
2021-03-26 09:31:21 -03:00
2021-04-13 19:36:37 -03:00
2021-08-05 13:49:24 -07:00
2022-01-05 16:40:35 -04:00
2021-05-20 11:41:07 -03:00
2020-12-07 15:52:54 -04:00
2021-10-19 14:42:53 +03:00