Matt Roper 2f8a6699c9 drm/i915/dg2: Enable 5th port
DG2 supports a 5th display output which the hardware refers to as "TC1,"
even though it isn't a Type-C output.  This behaves similarly to the TC1
on past platforms with just a couple minor differences:

 * DG2's TC1 bit in SDEISR is at bit 25 rather than 24 as it is on
   ICP/TGP/ADP.
 * DG2 doesn't need the hpd inversion setting that we had to use on DG1

v2:
  intel_ddi_init(dev_priv, PORT_TC1); [Matt]

Cc: Swathi Dhanavanthri <swathi.dhanavanthri@intel.com>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Ramalingam C <ramalingam.c@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220218010328.183423-3-lucas.demarchi@intel.com
2022-02-18 16:03:31 -08:00
..
2022-01-23 06:20:44 +02:00
2022-01-16 08:08:11 +02:00
2022-01-18 14:03:34 +02:00
2022-02-07 16:35:35 -08:00
2022-02-18 16:03:31 -08:00
2022-01-23 06:20:44 +02:00
2022-01-23 06:20:44 +02:00
2022-01-29 21:03:20 +01:00
2022-02-07 16:35:35 -08:00
2022-01-11 11:35:28 -08:00
2022-01-12 11:11:34 -08:00
2022-02-07 16:35:35 -08:00
2022-01-23 06:20:44 +02:00
2022-01-22 08:33:37 +02:00
2022-01-22 09:52:17 +02:00
2022-01-29 19:05:47 +02:00
2022-01-16 08:08:11 +02:00
2022-01-22 08:33:37 +02:00
2022-01-11 11:26:57 -08:00
2022-01-20 13:25:01 +02:00
2022-01-27 11:23:26 +02:00
2022-01-25 00:09:41 -05:00
2022-01-23 06:20:44 +02:00
2022-01-14 14:55:38 +01:00
2022-01-10 08:13:52 -08:00
2021-12-29 10:54:50 +01:00
2022-01-20 13:31:46 +02:00
2022-01-23 06:20:44 +02:00
2022-01-17 08:07:57 +02:00
2022-01-22 08:33:37 +02:00