Imre Deak 447811a686 drm/i915/icl: Fix MG_DP_MODE() register programming
Fix the order of lane, port parameters passed to the register macro.

Note that this was already partly fixed by commit
37fc7845df7b6 ("drm/i915: Call MG_DP_MODE() macro with the right parameters order")

While at it simplify things by using the macro directly instead of an
unnecessary redirection via an array.

v2:
- Add a note the commit message about simplifying things. (José)

Fixes: 58106b7d816e1 ("drm/i915: Make MG PHY macros semantically consistent")
Cc: José Roberto de Souza <jose.souza@intel.com>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: Aditya Swarup <aditya.swarup@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190419071026.32370-1-imre.deak@intel.com
(cherry picked from commit 9c11b12184bb01d8ba2c48e655509b184f02c769)
Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
2019-04-24 09:39:11 +03:00
..
2019-01-09 10:26:36 +02:00
2018-11-20 12:49:24 +02:00
2017-10-07 10:11:41 +01:00
2019-01-24 13:20:42 +01:00
2018-03-08 10:07:18 +00:00
2019-04-15 15:51:49 +10:00
2019-03-08 08:23:15 -08:00
2019-04-15 15:51:49 +10:00
2019-04-15 15:51:49 +10:00
2019-04-24 10:12:50 +10:00
2019-02-05 09:43:23 -08:00
2019-04-15 15:51:49 +10:00