Shawn Guo 3320f39bee clk: hi3798cv200: correct parent mux clock for 'clk_sdio0_ciu'
Other than 'mmc_mux', 'clk_sdio0_ciu' uses a different parent mux clock.
Let's add this mux clock as 'sdio0_mux', and correct the parent of
'clk_sdio0_ciu' to be it.

Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-11-14 09:49:00 -08:00
..
2017-07-17 18:31:06 -07:00
2017-06-19 17:14:11 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2017-08-23 15:39:58 -07:00
2017-08-23 15:30:29 -07:00
2016-04-15 16:50:04 -07:00
2017-08-30 22:27:49 -07:00
2017-08-30 22:30:30 -07:00
2016-03-02 17:48:26 -08:00
2017-06-02 15:37:45 -07:00
2017-08-30 22:29:11 -07:00
2016-10-23 10:18:45 -07:00
2017-09-01 16:00:54 -07:00