Helge Deller 340233dcc0 parisc: Mark cr16 clock unstable on all SMP machines
The cr16 interval timers are not synchronized across CPUs, even with just
one dual-core CPU. This becomes visible if the machines have a longer
uptime.

Signed-off-by: Helge Deller <deller@gmx.de>
2022-05-08 20:01:12 +02:00
..
2022-04-29 15:51:05 -07:00
2022-05-01 11:49:32 -07:00
2022-03-28 17:29:53 -07:00
2022-03-28 17:29:53 -07:00
2022-03-31 11:59:03 -07:00
2022-03-28 17:29:53 -07:00
2022-03-28 17:29:53 -07:00
2022-04-24 12:11:20 -07:00
2022-05-06 11:30:59 -07:00
2022-04-02 12:33:31 -07:00
2022-05-06 11:42:58 -07:00