Rajan Vaja 352546805a dt-bindings: clock: Add bindings for versal clock driver
Add documentation to describe Xilinx Versal clock driver
bindings.

Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lkml.kernel.org/r/1575527759-26452-2-git-send-email-rajan.vaja@xilinx.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2020-01-23 13:21:50 -08:00
..
2018-07-09 13:37:31 +02:00
2019-08-03 09:16:02 +02:00
2019-08-08 15:30:08 -07:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2017-01-30 08:37:30 +01:00
2017-01-30 08:37:51 +01:00