Sakari Ailus 36154b68b8 media: ccs-pll: Fix VT post-PLL divisor calculation
The PLL calculator only searched even total divisor values apart from one,
but this is wrong: the total divisor is odd in cases where system divisor
is one. Fix this by including odd total PLL values where system divisor is
one to the search.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
2020-12-07 16:03:26 +01:00
..
2019-07-09 09:47:22 -07:00
2020-12-07 16:01:45 +01:00
2020-11-27 10:16:27 +01:00
2020-12-03 12:27:31 +01:00
2020-12-03 12:27:31 +01:00
2020-07-19 14:15:42 +02:00
2019-03-01 09:29:58 -05:00
2020-08-29 08:35:27 +02:00
2020-08-29 08:35:27 +02:00
2019-08-26 14:05:09 -03:00
2019-03-01 09:29:58 -05:00
2019-03-01 09:29:58 -05:00