Manivannan Sadhasivam 364c748d5e phy: qcom-qmp-pcie: Add RC init sequence for SDX55
Add PCIe RC init sequence making use of the common init sequence. The RC
mode additionally requires REFCLK_DRV_DSBL bit to set during powerup and
powerdown.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Link: https://lore.kernel.org/r/20230308082424.140224-13-manivannan.sadhasivam@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
2023-03-20 18:14:55 +05:30
..
2022-10-07 16:03:01 -07:00
2023-02-14 19:25:45 +05:30
2022-10-17 10:58:02 +05:30
2023-02-14 19:25:45 +05:30
2023-02-14 19:25:45 +05:30