Zheng Yang 36ec03618c clk: rockchip: add flags for rk3328 dclk_lcdc
dclk_lcdc can be sourced from a general pll source as well
as the hdmiphy's pll output. We will want to set this source
by hand (to the system-pll-source in most cases) and also
want rate changes to this clock to be able to also touch
the pll source clock if needed, so add CLK_SET_RATE_PARENT
and CLK_SET_RATE_NO_REPARENT for dclk_lcdc.

Signed-off-by: Zheng Yang <zhengyang@rock-chips.com>
[ammended commit message]
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2018-02-12 15:00:55 +01:00
..
2017-11-03 09:02:30 -07:00
2017-11-01 23:25:43 -07:00
2017-12-28 10:43:30 -08:00
2016-03-02 17:48:26 -08:00
2017-09-29 14:17:17 -07:00
2016-10-23 10:18:45 -07:00
2017-12-06 23:07:34 -08:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00