37356e7832
The hfi1 hardware flow is a hardware flow-control mechanism for a KDETH
data packet that is received on a hfi1 port. It validates the packet by
checking both the generation and sequence. Each QP that uses the TID RDMA
mechanism will allocate a hardware flow from its receiving context for
any incoming KDETH data packets.
This patch implements:
(1) a function to allocate hardware flow
(2) a function to free hardware flow
(3) a function to initialize hardware flow generation for a receiving
context
(4) a wait mechanism if the hardware flow is not available
(4) a function to remove the qp from the wait queue for hardware flow
when the qp is reset or destroyed.
Signed-off-by: Mitko Haralanov <mitko.haralanov@intel.com>
Signed-off-by: Ashutosh Dixit <ashutosh.dixit@intel.com>
Signed-off-by: Mike Marciniszyn <mike.marciniszyn@intel.com>
Signed-off-by: Kaike Wan <kaike.wan@intel.com>
Signed-off-by: Dennis Dalessandro <dennis.dalessandro@intel.com>
Signed-off-by: Doug Ledford <dledford@redhat.com>
58 lines
1.5 KiB
C
58 lines
1.5 KiB
C
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
|
|
/*
|
|
* Copyright(c) 2018 Intel Corporation.
|
|
*
|
|
*/
|
|
#ifndef HFI1_TID_RDMA_H
|
|
#define HFI1_TID_RDMA_H
|
|
|
|
#define TID_RDMA_MAX_SEGMENT_SIZE BIT(18) /* 256 KiB (for now) */
|
|
|
|
struct tid_rdma_params {
|
|
struct rcu_head rcu_head;
|
|
u32 qp;
|
|
u32 max_len;
|
|
u16 jkey;
|
|
u8 max_read;
|
|
u8 max_write;
|
|
u8 timeout;
|
|
u8 urg;
|
|
u8 version;
|
|
};
|
|
|
|
struct tid_rdma_qp_params {
|
|
struct work_struct trigger_work;
|
|
struct tid_rdma_params local;
|
|
struct tid_rdma_params __rcu *remote;
|
|
};
|
|
|
|
/* Track state for each hardware flow */
|
|
struct tid_flow_state {
|
|
u32 generation;
|
|
u32 psn;
|
|
u32 r_next_psn; /* next PSN to be received (in TID space) */
|
|
u8 index;
|
|
u8 last_index;
|
|
u8 flags;
|
|
};
|
|
|
|
bool tid_rdma_conn_req(struct rvt_qp *qp, u64 *data);
|
|
bool tid_rdma_conn_reply(struct rvt_qp *qp, u64 data);
|
|
bool tid_rdma_conn_resp(struct rvt_qp *qp, u64 *data);
|
|
void tid_rdma_conn_error(struct rvt_qp *qp);
|
|
void tid_rdma_opfn_init(struct rvt_qp *qp, struct tid_rdma_params *p);
|
|
|
|
int hfi1_kern_exp_rcv_init(struct hfi1_ctxtdata *rcd, int reinit);
|
|
|
|
int hfi1_qp_priv_init(struct rvt_dev_info *rdi, struct rvt_qp *qp,
|
|
struct ib_qp_init_attr *init_attr);
|
|
void hfi1_qp_priv_tid_free(struct rvt_dev_info *rdi, struct rvt_qp *qp);
|
|
|
|
void hfi1_tid_rdma_flush_wait(struct rvt_qp *qp);
|
|
|
|
int hfi1_kern_setup_hw_flow(struct hfi1_ctxtdata *rcd, struct rvt_qp *qp);
|
|
void hfi1_kern_clear_hw_flow(struct hfi1_ctxtdata *rcd, struct rvt_qp *qp);
|
|
void hfi1_kern_init_ctxt_generations(struct hfi1_ctxtdata *rcd);
|
|
|
|
#endif /* HFI1_TID_RDMA_H */
|