Will Deacon c1132702c7 Revert "arm64: cache: Lower ARCH_DMA_MINALIGN to 64 (L1_CACHE_BYTES)"
This reverts commit 65688d2a05deb9f0671a7e2301eadbfe7e27c9e9.

Unfortunately, the original Qualcomm Kryo cores integrated into the
MSM8996 SoC feature an L2 cache with 128-byte lines which sits above
the Point of Coherency. Consequently, we must restore ARCH_DMA_MINALIGN
to its former ugly self so that non-coherent DMA can be performed safely
on devices built using this SoC.

Thanks to Jeffrey Hugo for confirming this with a hardware designer.

Link: https://lore.kernel.org/r/CAOCk7NqdpUZFMSXfGjw0_1NaSK5gyTLgpS9kSdZn1jmBy-QkfA@mail.gmail.com/
Reported-by: Yassine Oudjana <y.oudjana@protonmail.com>
Link: https://lore.kernel.org/r/uHgsRacR8hJ7nW-I-pIcehzg-lNIn7NJvaL7bP9tfAftFsBjsgaY2qTjG9zyBgxHkjNL1WPNrD7YVv2JVD2_Wy-a5VTbcq-1xEi8ZnwrXBo=@protonmail.com
Signed-off-by: Will Deacon <will@kernel.org>
2021-07-12 13:37:34 +01:00
..
2021-04-30 12:22:28 -07:00
2020-09-07 15:00:52 +01:00
2021-05-01 10:14:08 -07:00
2020-12-22 12:55:07 -08:00
2020-12-02 19:49:11 +00:00
2019-11-06 14:17:35 +00:00
2021-03-24 20:19:30 +00:00
2021-06-28 14:04:24 -07:00
2021-06-25 11:24:24 -04:00
2020-02-18 18:10:49 +00:00
2021-06-28 15:40:51 -07:00
2020-09-11 16:33:43 +01:00
2021-07-01 11:06:03 -07:00
2021-06-28 15:40:51 -07:00
2021-06-07 12:11:24 +02:00
2021-04-22 12:22:11 -07:00
2020-07-24 13:15:20 +01:00
2021-04-26 10:25:03 -07:00