Viller Hsiao a467109422 MIPS: ftrace: Fix icache flush range error
In 32-bit mode, the start address passed to flush_icache_range is
shifted by 4 bytes before the second safe_store_code() call.

This causes system crash from time to time because the first 4 bytes
might not be flushed properly. This bug exists since linux-3.8.

Also remove obsoleted comment while at it.

Signed-off-by: Viller Hsiao <villerhsiao@gmail.com>
Cc: linux-mips@linux-mips.org
Cc: rostedt@goodmis.org
Cc: fweisbec@gmail.com
Cc: mingo@redhat.com
Cc: Qais.Yousef@imgtec.com
Patchwork: https://patchwork.linux-mips.org/patch/6586/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2014-03-17 15:42:07 +01:00
..
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2014-01-22 20:19:00 +01:00
2011-12-07 22:03:45 +00:00
2013-02-01 10:00:22 +01:00
2014-01-22 20:19:01 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2013-02-01 10:00:22 +01:00
2012-12-13 16:46:47 +01:00
2013-02-01 10:00:22 +01:00
2012-04-08 21:48:52 +02:00
2013-02-01 10:00:22 +01:00
2014-01-24 22:39:45 +01:00
2013-02-01 10:00:22 +01:00
2014-01-22 20:19:02 +01:00
2014-01-22 20:18:57 +01:00
2013-05-05 00:10:21 -04:00
2009-06-24 18:34:40 +01:00
2014-01-22 20:19:01 +01:00
2012-03-23 16:58:42 -07:00