Files
linux/arch/mips/kernel
Jiaxun Yang 3aed240e57 MIPS: Loongson64: Correct TLB type for Loongson-3 Classic
Huacai just informed me that some early Loongson-3A2000 had wrong
TLB type in Config0 register. That means we have to correct it via
PRID.

It looks like I shoudn't drop MIPS_CPU_FTLB flag in PRID case for
Loongson-3 Classic.

Fixes: da1bd29742 ("MIPS: Loongson64: Probe CPU features via CPUCFG")
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reported-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2020-05-02 12:05:43 +02:00
..
2018-10-31 08:54:16 -07:00
2019-12-08 14:37:34 +01:00
2020-04-24 18:37:23 +02:00
2019-08-26 11:42:40 +01:00
2018-08-31 11:49:20 -07:00
2019-11-11 10:44:52 -08:00
2018-12-03 13:42:38 -08:00