Robert Jarzmik 108f303f0e arm: pxa: add clock pll selection bits
Add missing bits for CCCR and CCSR :
 - CPLL and PPLL selection, either full speed or 13MHz
 - CPSR masks

Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-09-30 12:31:31 -07:00
..
2012-04-05 11:29:55 -07:00
2012-11-15 13:50:13 +01:00
2011-11-14 21:07:59 +08:00
2013-01-08 11:27:35 +00:00
2010-03-02 10:24:14 +08:00
2012-11-15 13:50:13 +01:00