6ebbf2ce43
ARMv6 and greater introduced a new instruction ("bx") which can be used
to return from function calls. Recent CPUs perform better when the
"bx lr" instruction is used rather than the "mov pc, lr" instruction,
and this sequence is strongly recommended to be used by the ARM
architecture manual (section A.4.1.1).
We provide a new macro "ret" with all its variants for the condition
code which will resolve to the appropriate instruction.
Rather than doing this piecemeal, and miss some instances, change all
the "mov pc" instances to use the new macro, with the exception of
the "movs" instruction and the kprobes code. This allows us to detect
the "mov pc, lr" case and fix it up - and also gives us the possibility
of deploying this for other registers depending on the CPU selection.
Reported-by: Will Deacon <will.deacon@arm.com>
Tested-by: Stephen Warren <swarren@nvidia.com> # Tegra Jetson TK1
Tested-by: Robert Jarzmik <robert.jarzmik@free.fr> # mioa701_bootresume.S
Tested-by: Andrew Lunn <andrew@lunn.ch> # Kirkwood
Tested-by: Shawn Guo <shawn.guo@freescale.com>
Tested-by: Tony Lindgren <tony@atomide.com> # OMAPs
Tested-by: Gregory CLEMENT <gregory.clement@free-electrons.com> # Armada XP, 375, 385
Acked-by: Sekhar Nori <nsekhar@ti.com> # DaVinci
Acked-by: Christoffer Dall <christoffer.dall@linaro.org> # kvm/hyp
Acked-by: Haojian Zhuang <haojian.zhuang@gmail.com> # PXA3xx
Acked-by: Stefano Stabellini <stefano.stabellini@eu.citrix.com> # Xen
Tested-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> # ARMv7M
Tested-by: Simon Horman <horms+renesas@verge.net.au> # Shmobile
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
219 lines
5.1 KiB
ArmAsm
219 lines
5.1 KiB
ArmAsm
/*
|
|
* linux/arch/arm/mm/proc-fa526.S: MMU functions for FA526
|
|
*
|
|
* Written by : Luke Lee
|
|
* Copyright (C) 2005 Faraday Corp.
|
|
* Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
*
|
|
* These are the low level assembler for performing cache and TLB
|
|
* functions on the fa526.
|
|
*/
|
|
#include <linux/linkage.h>
|
|
#include <linux/init.h>
|
|
#include <asm/assembler.h>
|
|
#include <asm/hwcap.h>
|
|
#include <asm/pgtable-hwdef.h>
|
|
#include <asm/pgtable.h>
|
|
#include <asm/page.h>
|
|
#include <asm/ptrace.h>
|
|
|
|
#include "proc-macros.S"
|
|
|
|
#define CACHE_DLINESIZE 16
|
|
|
|
.text
|
|
/*
|
|
* cpu_fa526_proc_init()
|
|
*/
|
|
ENTRY(cpu_fa526_proc_init)
|
|
ret lr
|
|
|
|
/*
|
|
* cpu_fa526_proc_fin()
|
|
*/
|
|
ENTRY(cpu_fa526_proc_fin)
|
|
mrc p15, 0, r0, c1, c0, 0 @ ctrl register
|
|
bic r0, r0, #0x1000 @ ...i............
|
|
bic r0, r0, #0x000e @ ............wca.
|
|
mcr p15, 0, r0, c1, c0, 0 @ disable caches
|
|
nop
|
|
nop
|
|
ret lr
|
|
|
|
/*
|
|
* cpu_fa526_reset(loc)
|
|
*
|
|
* Perform a soft reset of the system. Put the CPU into the
|
|
* same state as it would be if it had been reset, and branch
|
|
* to what would be the reset vector.
|
|
*
|
|
* loc: location to jump to for soft reset
|
|
*/
|
|
.align 4
|
|
.pushsection .idmap.text, "ax"
|
|
ENTRY(cpu_fa526_reset)
|
|
/* TODO: Use CP8 if possible... */
|
|
mov ip, #0
|
|
mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
|
|
mcr p15, 0, ip, c7, c10, 4 @ drain WB
|
|
#ifdef CONFIG_MMU
|
|
mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
|
|
#endif
|
|
mrc p15, 0, ip, c1, c0, 0 @ ctrl register
|
|
bic ip, ip, #0x000f @ ............wcam
|
|
bic ip, ip, #0x1100 @ ...i...s........
|
|
bic ip, ip, #0x0800 @ BTB off
|
|
mcr p15, 0, ip, c1, c0, 0 @ ctrl register
|
|
nop
|
|
nop
|
|
ret r0
|
|
ENDPROC(cpu_fa526_reset)
|
|
.popsection
|
|
|
|
/*
|
|
* cpu_fa526_do_idle()
|
|
*/
|
|
.align 4
|
|
ENTRY(cpu_fa526_do_idle)
|
|
ret lr
|
|
|
|
|
|
ENTRY(cpu_fa526_dcache_clean_area)
|
|
1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
|
|
add r0, r0, #CACHE_DLINESIZE
|
|
subs r1, r1, #CACHE_DLINESIZE
|
|
bhi 1b
|
|
mcr p15, 0, r0, c7, c10, 4 @ drain WB
|
|
ret lr
|
|
|
|
/* =============================== PageTable ============================== */
|
|
|
|
/*
|
|
* cpu_fa526_switch_mm(pgd)
|
|
*
|
|
* Set the translation base pointer to be as described by pgd.
|
|
*
|
|
* pgd: new page tables
|
|
*/
|
|
.align 4
|
|
ENTRY(cpu_fa526_switch_mm)
|
|
#ifdef CONFIG_MMU
|
|
mov ip, #0
|
|
#ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
|
|
mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
|
|
#else
|
|
mcr p15, 0, ip, c7, c14, 0 @ clean and invalidate whole D cache
|
|
#endif
|
|
mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache
|
|
mcr p15, 0, ip, c7, c5, 6 @ invalidate BTB since mm changed
|
|
mcr p15, 0, ip, c7, c10, 4 @ data write barrier
|
|
mcr p15, 0, ip, c7, c5, 4 @ prefetch flush
|
|
mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
|
|
mcr p15, 0, ip, c8, c7, 0 @ invalidate UTLB
|
|
#endif
|
|
ret lr
|
|
|
|
/*
|
|
* cpu_fa526_set_pte_ext(ptep, pte, ext)
|
|
*
|
|
* Set a PTE and flush it out
|
|
*/
|
|
.align 4
|
|
ENTRY(cpu_fa526_set_pte_ext)
|
|
#ifdef CONFIG_MMU
|
|
armv3_set_pte_ext
|
|
mov r0, r0
|
|
mcr p15, 0, r0, c7, c10, 1 @ clean D entry
|
|
mov r0, #0
|
|
mcr p15, 0, r0, c7, c10, 4 @ drain WB
|
|
#endif
|
|
ret lr
|
|
|
|
.type __fa526_setup, #function
|
|
__fa526_setup:
|
|
/* On return of this routine, r0 must carry correct flags for CFG register */
|
|
mov r0, #0
|
|
mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
|
|
mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
|
|
#ifdef CONFIG_MMU
|
|
mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
|
|
#endif
|
|
mcr p15, 0, r0, c7, c5, 5 @ invalidate IScratchpad RAM
|
|
|
|
mov r0, #1
|
|
mcr p15, 0, r0, c1, c1, 0 @ turn-on ECR
|
|
|
|
mov r0, #0
|
|
mcr p15, 0, r0, c7, c5, 6 @ invalidate BTB All
|
|
mcr p15, 0, r0, c7, c10, 4 @ data write barrier
|
|
mcr p15, 0, r0, c7, c5, 4 @ prefetch flush
|
|
|
|
mov r0, #0x1f @ Domains 0, 1 = manager, 2 = client
|
|
mcr p15, 0, r0, c3, c0 @ load domain access register
|
|
|
|
mrc p15, 0, r0, c1, c0 @ get control register v4
|
|
ldr r5, fa526_cr1_clear
|
|
bic r0, r0, r5
|
|
ldr r5, fa526_cr1_set
|
|
orr r0, r0, r5
|
|
ret lr
|
|
.size __fa526_setup, . - __fa526_setup
|
|
|
|
/*
|
|
* .RVI ZFRS BLDP WCAM
|
|
* ..11 1001 .111 1101
|
|
*
|
|
*/
|
|
.type fa526_cr1_clear, #object
|
|
.type fa526_cr1_set, #object
|
|
fa526_cr1_clear:
|
|
.word 0x3f3f
|
|
fa526_cr1_set:
|
|
.word 0x397D
|
|
|
|
__INITDATA
|
|
|
|
@ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
|
|
define_processor_functions fa526, dabort=v4_early_abort, pabort=legacy_pabort
|
|
|
|
.section ".rodata"
|
|
|
|
string cpu_arch_name, "armv4"
|
|
string cpu_elf_name, "v4"
|
|
string cpu_fa526_name, "FA526"
|
|
|
|
.align
|
|
|
|
.section ".proc.info.init", #alloc, #execinstr
|
|
|
|
.type __fa526_proc_info,#object
|
|
__fa526_proc_info:
|
|
.long 0x66015261
|
|
.long 0xff01fff1
|
|
.long PMD_TYPE_SECT | \
|
|
PMD_SECT_BUFFERABLE | \
|
|
PMD_SECT_CACHEABLE | \
|
|
PMD_BIT4 | \
|
|
PMD_SECT_AP_WRITE | \
|
|
PMD_SECT_AP_READ
|
|
.long PMD_TYPE_SECT | \
|
|
PMD_BIT4 | \
|
|
PMD_SECT_AP_WRITE | \
|
|
PMD_SECT_AP_READ
|
|
b __fa526_setup
|
|
.long cpu_arch_name
|
|
.long cpu_elf_name
|
|
.long HWCAP_SWP | HWCAP_HALF
|
|
.long cpu_fa526_name
|
|
.long fa526_processor_functions
|
|
.long fa_tlb_fns
|
|
.long fa_user_fns
|
|
.long fa_cache_fns
|
|
.size __fa526_proc_info, . - __fa526_proc_info
|