Joerg Roedel 3c677d2062 iommu/amd: Set exclusion range correctly
The exlcusion range limit register needs to contain the
base-address of the last page that is part of the range, as
bits 0-11 of this register are treated as 0xfff by the
hardware for comparisons.

So correctly set the exclusion range in the hardware to the
last page which is _in_ the range.

Fixes: b2026aa2dce44 ('x86, AMD IOMMU: add functions for programming IOMMU MMIO space')
Signed-off-by: Joerg Roedel <jroedel@suse.de>
2019-04-12 12:59:45 +02:00
..
2019-04-04 14:48:11 -10:00
2019-03-06 09:41:12 -08:00
2019-03-16 13:05:32 -07:00
2019-03-29 03:04:47 +01:00
2019-03-06 14:18:59 -08:00
2019-03-15 14:37:46 -07:00
2019-03-08 10:02:58 -08:00
2019-03-07 08:59:26 -07:00
2019-03-10 11:54:48 -07:00
2019-03-09 15:53:03 -08:00
2019-03-16 13:05:32 -07:00
2019-03-10 10:17:23 -07:00
2019-03-14 09:00:06 -07:00
2019-03-29 14:58:49 -07:00
2019-03-09 14:57:08 -08:00
2019-03-16 12:51:50 -07:00
2019-03-06 09:41:12 -08:00
2019-03-29 15:31:16 +01:00
2019-03-10 12:47:57 -07:00
2019-03-15 14:22:59 -07:00
2019-03-11 11:22:15 -07:00
2019-04-07 06:12:10 -10:00
2019-03-10 12:29:52 -07:00