3cc2c646be
At Power-On Reset, transients may cause the LCPLL to lock onto a
clock that is momentarily unstable. This is normally seen in QSGMII
setups where the higher speed 6G SerDes is being used.
This patch adds an initial LCPLL Reset to the PHY (first instance)
to avoid this issue.
Fixes:
|
||
---|---|---|
.. | ||
Makefile | ||
mscc_fc_buffer.h | ||
mscc_mac.h | ||
mscc_macsec.c | ||
mscc_macsec.h | ||
mscc_main.c | ||
mscc_ptp.c | ||
mscc_ptp.h | ||
mscc.h |