IF YOU WOULD LIKE TO GET AN ACCOUNT, please write an
email to Administrator. User accounts are meant only to access repo
and report issues and/or generate pull requests.
This is a purpose-specific Git hosting for
BaseALT
projects. Thank you for your understanding!
Только зарегистрированные пользователи имеют доступ к сервису!
Для получения аккаунта, обратитесь к администратору.
Microchip:
Mailbox controller & client changes for the system controller on
PolarFire SoC. The controller bits have been acked by Jassi.
Primarily the changes work around a "hardware" bug (really the system
controller's software, but it may as well be hardware as customers
cannot change it) where interrupts are not generated if a service fails.
The mailbox controller driver is tweaked to use polling, rather than
interrupt, mode and there are some changes to timeout code required in
the client driver as a result. There's some opportunistic cleanup that I
performed while doing the swap too.
Canaan:
A single fix for some randconfig issues that crop up when !mmu is
enabled for 32-bit kernels, due to my changes in a previous release that
swapped out select based entablement of the driver.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
-----BEGIN PGP SIGNATURE-----
iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZC8mSgAKCRB4tDGHoIJi
0pA9AP4hFbaP41qbMdXb4mX4bxCwZxZt9M2+6JZoa1zmNZ7CIAD+Ip8fgHJzpIjC
m0hZ3fmZh/8F+GuOYY1qytEpCkK3Cw0=
=xY/y
-----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmQ5R1cACgkQYKtH/8kJ
Uic/8Q//XzDaRG+IR6IcaYtv8PQd37L83FCYvNCqIBdkWzKa40wTadPzgCnRtaL/
2dUjvNGdDBNPL+EVGiVXEHbDYfQzyjfKZ+gaaVpdGrpY7OnZ7/E1AItFGn1ICeac
OpCai9a05bfm2QCmDt1c9tbHoxzT21Lt2oGnpEmdJa505JUmYUsRrrJ88l71u/9b
ZaoHAwlmE2WaZkYF2fgN6KAWKHHyvDc0ha1E08qZ13Rv8L1n6JblnmJK8PdFeRRN
3/J8cFGOSb+gqjFCGXbYmWhlGmdg+hSxaTRN3jqlKg0Vm4Ck9LNj2+C5FoUl8Va/
vkH2ZBH9ciA2pMBPtilB9mf98IkgeqLwT3M8tQf0NZ2rzkcGBWVQ+9a66rxWWZBf
dq5ML/MtznPsUljJcjR7Jlun8DBpDe01ICpZHR+YVa6jsa+Quepnc0/pyzqnT55Z
8E0L07cktBUvXbIKi+q/GgKV1wbr+0z4x5u63dUPksJxDsM/Fazuxv3wxv7ZcVKK
Ii0Fl9O1SLDA1lXK69rGLF5zKbwulPnA1q2GC5vrfolJWShw0FLO2KSu/mT3s2Ri
tg7m8uIkvEKCVoFlSeX93n/mUEfmFONBPS9HH+rE+BtK00cIoRdJET2IQjkIssN8
Rv+YTIPT1skNAbLPlzE88UZ7Pd3IqpKssKYybt0X2qrISmZo5Yg=
=vLWl
-----END PGP SIGNATURE-----
Merge tag 'riscv-soc-for-v6.4' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/drivers
RISC-V SoC drivers for v6.4
Microchip:
Mailbox controller & client changes for the system controller on
PolarFire SoC. The controller bits have been acked by Jassi.
Primarily the changes work around a "hardware" bug (really the system
controller's software, but it may as well be hardware as customers
cannot change it) where interrupts are not generated if a service fails.
The mailbox controller driver is tweaked to use polling, rather than
interrupt, mode and there are some changes to timeout code required in
the client driver as a result. There's some opportunistic cleanup that I
performed while doing the swap too.
Canaan:
A single fix for some randconfig issues that crop up when !mmu is
enabled for 32-bit kernels, due to my changes in a previous release that
swapped out select based entablement of the driver.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
* tag 'riscv-soc-for-v6.4' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
soc: microchip: mpfs: add a prefix to rx_callback()
soc: microchip: mpfs: handle timeouts and failed services differently
soc: microchip: mpfs: simplify error handling in mpfs_blocking_transaction()
soc: microchip: mpfs: use a consistent completion timeout
soc: microchip: mpfs: fix some horrible alignment
mailbox: mpfs: check the service status in .tx_done()
mailbox: mpfs: ditch a useless busy check
mailbox: mpfs: switch to txdone_poll
mailbox: mpfs: fix an incorrect mask width
soc: canaan: Make K210_SYSCTL depend on CLK_K210
Link: https://lore.kernel.org/r/20230406-islamist-mop-81d651b8830d@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
3d3b32a6dd